

A

A

B

B

C

C

D

D

Title: FPGA Power Supply: DC/DC Step-Down Converters (1.0V, 1.8 V and 3.3 V) and Bypass Capacitors

Project: T0006 Spartan-7 FPGA Board

Website: www.iamelectronic.com

Date: 27.11.2019

Engineer: PFH


Rev: B

Sheet: 1 / 3




UIB





UIC




XLNX-XC7S25-FTGB196



XLNX-XC7S25-FTGB196



32 pin right angle 2.54 mm male header:
TSW-116-08-L-D-RA, Samtec
TSW-116-08-G-D-RA, Samtec



Title: 82 Input/Output, System Clock (100 MHz), 4x User Switches, 4x User LEDs

Project: T0006 Spartan-7 FPGA Board


Website: www.iamelectronic.com

Date: 27.11.2019



Engineer: PFH

Rev: B

Sheet: 2 / 3



JTAG Mating Connector for Xilinx Platform Cable USB



PUDC high: 3-state output during config

Program FPGA

Done LED

Master SPI mode: M[2:0] := 001

PG3V3 goes high once the output voltage (3.3 V) is above 95%

Connect INIT_B to a ≤ 4.7 kΩ pull-up resistor to VCCO_0 to ensure clean Low-to-High

Config voltage is 3V3


Differential analog input: when not used, tie to gnd

Analog voltage reference: tie to gnd for internal ref


Temp. sensing diodes: when not used, tie to gnd

XC7S25 is supported since Vivado 2018.1

min VDD - 0.6 max VDD + 2.5V (VBUS is sense pin)



int. voltage regulator not used



Supported since Vivado 2017.3 UG908 Table C-3



IAM ELECTRONIC

IAM ELECTRONIC

IAM ELECTRONIC

Title: Configuration Bank, Flash (64 MBit), JTAG Connector, and USB-UART

Project: T0006 Spartan-7 FPGA Board

Website: www.iamelectronic.com

Date: 27.11.2019

Engineer: PFH

Rev: B

Sheet: 3 / 3

